The bias-dependent signal transmission of flexible synaptic transistors is investigated. The novel neuromorphic devices are fabricated on a thin and transparent plastic sheet, incorporating a high-performance organic semiconductor, dinaphtho[2,3-b:2 ,3 -f]thieno[3,2-b]thiophene, into the active channel. Upon spike emulation at different synaptic voltages, the short-term plasticity feature of the devices is substantially modulated. By adopting an iterative model for the synaptic output currents, key physical parameters associated with the charge carrier dynamics are estimated. The correlative extraction approach is found to yield the close fits to the experimental results, and the systematic evolution of the timing constants is rationalized.
Introduction
Neuromorphic engineering is an emerging technological area, which aims at mimicking the biological functionalities of neurons, synapses, or a whole brain by various electronic materials and devices [1] [2] [3] [4] [5] [6] . Recently, the use of organic electronics in neuromorphic systems has gained tremendous attention, thanks to its capacity to expand the technological scope of such systems by creating unconventional interfaces such as direct neuroprotheses and robotic sensory bridges [7] [8] [9] [10] . There are many possible routes to organic-based neuromorphic architecture, including electrochemical [11, 12] , memristive [13] , and field-effect approaches [14] [15] [16] . Among them, organic field-effect transistor (OFET)-based synaptic devices are a particularly promising element, considering the possibility of a fully solid-state, flexible neuromorphic chip that leverages the versatility of OFETs in constructing various circuit building blocks [17] [18] [19] [20] . Despite the rapidly growing technological viability of OFET synapses, there is still a lack of understanding on fundamental phenomena prevailing at the single-device level, which acts as a current bottleneck for the development of organic-based complex neuromorphic hardware systems. We recognize this issue, and present here a detailed analysis of one specific neuromorphic functionality, namely the short-term plasticity (STP) in flexible OFET synaptic devices. By combining experimental measurements and numerical modeling, systematic understanding of the voltage-dependent transmission behavior at the synaptic junction is obtained. By increasing the input-spike voltage magnitude, slowing down of both charging and discharging is observed, as the floating carrier reservoir turns electrostatically populated. The detailed analysis from this study builds a solid foundation for advanced models and the realization of flexible organic neuromorphic circuitries.
Experimental Methods
The organic synaptic transistors based on a floating-gate OFET architecture were fabricated with dinaphtho[2,3-b:2 ,3 -f]thieno[3,2-b]thiophene (DNTT) semiconductor ( Figure 1a ), according to the bottom-gate, top-contact structure depicted in Figure 1b . A key to this device is the utilization of the ultra-thin, flat Al nanolayer, which is surface-oxidized to form an Al/AlOx stack [16] . The device fabrication processes are summarized as follows. The gate substrate is prepared as a flexible and transparent polyethylene terephthalate (PET) sheet, which has a predeposited conducting indium tin oxide (ITO) film (130 nm) (surface resistivity 60 Ω/sq, Sigma-Aldrich). The ITO surface was planarized by a 40-nm thick poly (3,4-ethylenedioxythiophene) :poly(styrenesulfonate) (PEDOT:PSS, Clevios™, Heraeus) buffer layer to reduce the gate leakage. Then, insulating poly(methyl methacrylate) (PMMA, M.W. = 120,000, Sigma-Aldrich) was spin-coated from a toluene solution to serve as a blocking dielectric (410 nm). The Al functional layer with a nominal thickness of 3 nm was thermally evaporated and exposed to ambient air for oxidation. DNTT (sublimed grade, 99%, Sigma-Aldrich) was vacuum-evaporated for a hole-transporting molecular channel (50 nm). Finally, the Au source/drain electrodes (30 nm) were evaporated through a shadow mask.
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Results and Discussion
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Materials characterization including atomic force microscopy (AFM) and transmission electron microscopy (TEM) as well as the basic transistor characterization such as transfer, output, mobility measurements has been reported in our previous paper [16] . Here, we introduce a numerical model that is applied to analyze the experimental STP. It is based on the functional model initially developed for nanoparticle organic memory field-effect transistors (NOMFET), by Bichler and co-workers [21] . In this study, we modify the notations and introduce the correlative parametrization approach, so that it can better describe our synaptic devices. Let's first recapitulate the physical meaning of such a model, by drawing a parallel between a biological synapse and a synaptic transistor channel. As shown in Figure 1d , the communication through a biological synapse is signaled by the action potential of the presynaptic neuron, which in turn activates the release of neurotransmitters toward the postsynaptic neuron. Part of these chemical messengers are eventually pulled back into the presynaptic neuron through re-uptake. Therefore, a specific time-domain pattern of neural signals conditions the dynamic variation of synaptic strength. Similarly, in our OFETs, holes accumulated at the DNTT channel serve as electronic signal carriers. Since the V syn is bound to drain and gate, part of the transporting holes are trapped into the Al floating gate when a spike arrives. These trapped carriers can be easily detrapped into the channel, which is a key feature of our transistors with an ultra-thin tunnel oxide. Therefore, the STP behavior can be emulated by adjusting the input V syn pulses.
For the square-type input V syn waveform consisting of varying frequency and duty cycles, the direct relationship between the nth synaptic current I n and the (n + 1)th one I n+1 can be iteratively established. As an intermediate, the current I n+ is the value at the falling edge of each synaptic spike and is dictated by how much the floating gate is charged during that pulse, which is written as
where W is the activation pulse width, τ t is the trapping time constant, I 0 is the initial current, ∆E F is the semiconductor Fermi-level shift at the fully charged state of the floating gate, k is the Boltzmann constant, and T is the absolute temperature. Between two pulses (while V syn = 0 V), the carriers now leave the floating gate by natural detrapping, partially recovering the channel current, expressed as
where T p is the pulse time period and τ d is the detrapping time constant. Merging Equations (1) and (2) gives the final model
To gain insights into the voltage-dependent signal transmission properties, we experimentally recorded the STP behavior of the same transistor, at four different magnitudes of V syn as −4, −6, −8, and −10 V. The composition of the input signals (i.e., the frequency sequence and the number of spikes at each stage) was kept the same except for the voltage magnitude. Our test input waveforms consisted of six stages with the frequencies of 5, 1, 0.2, 2, 4, and 0.5 Hz. These frequencies determine the value of T p , and W was fixed as 20 ms. Therefore, the remaining task in modeling is to fit the experimental I syn data by determining four parameters, which are I 0 , ∆E F , τ t , and τ d . Instead of setting all these fitting parameters free, we employed a correlative extraction approach for more physically reliable results. The main idea is that the asymptotic final current I 0 exp(−∆E F /kT) should reflect the same amount of trapped carriers, and therefore have a quadratic dependence on the V syn magnitude considering the forced saturation-regime transistor operation. To systematically apply this method, we first extracted the four fitting parameters from the data set at the lowest value of V syn = −4 V. Then, we calculated the I 0 exp(−∆E F /kT) value for V syn = −4 V, and then let this base asymptotic limit quadratically increase with increasing V syn . Therefore, for the three other data sets (V syn = −6, −8, and −10 V), the apparent initial I 0 value together with the prefixed I 0 exp(−∆E F /kT) value allowed for the unambiguous calculation of ∆E F for each V syn . Figure 2a shows that I 0 monotonously increases in magnitude with increasing V syn values, which is accounted for by the channel current flow enhanced by both gate (free carrier density) and drain voltages (lateral electric field) [18] . Interestingly, the ∆E F follows a similar trend before experiencing a small drop at a high V syn . This evidences that gate-induced trapping (decreasing the free carriers) and gate-enhanced hole accumulation act together to set the right balance for the Fermi level approachable at the fully charged state [22] . The inset of Figure 2a confirms that the magnitude of V syn and the asymptotic synaptic current follows the quadratic dependence, evidenced by slope 2 on this log-log representation.
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Conclusion
We have reported on a combined experimental and theoretical analysis of the voltage-dependent synaptic plasticity in flexible OFETs. An iterative model was used in conjunction with the correlative extraction to understand the STP characteristics at different voltages. It was found that the applied voltage has a significant impact on I0, ΔEF, and timing constants. Among them, the τd experienced a particularly remarkable rise, turning the device into a practically depressing synapse at large voltages. At the same time, we have noticed the limited applicability of the model, evidenced by fitting errors. This indicates that an advanced model will need to be developed based on the physical characteristics of each complex trapping mechanism, which may for instance include the multiple time constants with a direct functional link to the materials and operational conditions. 
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